

Notice of References Cited

Application/Control No.

09/836,375

Applicant(s)/Patent Under
Reexamination
COOK ET AL.

Examiner

Suresh K Suryawanshi

Art Unit

2115

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,667,645	12-2003	Fletcher et al.	327/200
	B	US-5,920,899	07-1999	Chu, Tam-Anh	711/169
	C	US-5,918,042	06-1999	Furber, Stephen Byram	713/600
	D	US-5,664,212	09-1997	Fant et al.	345/441
	E	US-5,502,414	03-1996	Tran et al.	327/434
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP 607670 A1	07-1994	European Patent	TRAN et al.	G06F 13/40
	O	EP 409448 A2	01-1991	European Patent	MOYAL, MIKI	H03F 01/30
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Schuster et al, Asynchronous Interlocked Pipelined CMOS Circuits Operating at 3.3-4.5GHz, 02/09/2000, IEEE, pages 292-293
	V	Taylor et al, Reduced Complexity Two-Phase Micropipeline Latch Controller, October 1998, Vol. 33, No. 10, pages 1590-1593
	W	Gloria et al, Efficient Semicustom Micropipeline Design, September 1995, Vol. 3, No. 3, pages 464-469
	X	Shih-Lien Lu, Implementation of Micropipelines in Enable/Disable CMOS Differential Logic, June 1995, Vol. 3, No. 2, pages 338-341

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.